A transistorless memory cell for storing information as one of two possible bistable current states comprises (i) at least one first transistorless device exhibiting N-type negative differential resistance, including a high-impedance region, a low-impedance region and a negative-resistance region and having a polarity and (ii) at least one second transistorless device exhibiting an exponential or linear current-voltage characteristic and coupled to the first transistorless device. The read/write operation of the transistorless memory cell is performed in a current mode. A method for fabricating a self-aligned, three-dimensional structure of memory cells comprises the steps of (i) forming a first conducting layer, (ii) forming a first semiconductor layer above the first conducting layer, (iii) forming a second semiconductor layer above the first semiconductor layer, (iv) patterning the second semiconductor layer, (v) etching the second semi conductor layer, the first semiconductor layer and the first conducting layer. (vi) forming a second conducting layer above the second semiconductor layer. (vii) patterning and etching the second conducting layer, and (viii) etching the second semiconductor layer using the second conducting layer as a mask to form multiple semiconducting devices of a second kind, and etching the first semiconductor layer using the second conducting layer as a mask to form multiple semiconducting devices of a first kind, wherein the semiconducting devices of the first kind exhibit N-type negative differential resistance, and the semiconducting devices of the second kind may exhibit exponential or linear current-voltage characteristics.
9 Claims, 15 Drawing Sheets The present invention relates to the field of computer memory, and more particularly, to ultra-dense and ultra-fast random access memory with reasonable power consump tion.
Background of the Invention
Every computer system requires memory for storing data and programs. There are many different types of memory incorporating a variety of technologies and access times.
One important type of memory is a read-only memory in which fixed programs and/or data is stored in the memory and only the read operation is allowed. Thus, a read-only memory is usually written only once at the time of manu facturing. A typical function of a read-only memory is to store programs for algorithms used to calculate various arithmetic functions in small calculators. Another more powerful type of memory is a random-access memory (RAM) in which an operator can both read and write to memory cells and be able to access any cell or a group of cells in the memory. ARAM can be either static or dynamic. A static RAM typically utilizes flip-flops, and retains infor mation written thereto as long as power is applied. In a static RAM, each memory cell may require six or more transistors, as shown in the prior art circuit of FIG. 2. Because a static RAM requires multiple transistors in each cell, its chip packaging density is limited. In addition, the power dissi pation of a static RAM may be relatively high. However, the big advantage of a static RAM is its high operating speed. A dynamic RAM. on the other hand, can achieve higher chip packaging density and lower cost per memory cell because of its simple memory cell structure, consisting of one transistor and a small capacitor. Although a dynamic RAM is popular because of its high packaging density, the capaci tor will lose its charge over a period of time unless subjected to a periodic refresh cycle. Thus, a dynamic memory may execute both read and write operations, but also requires periodic refresh cycles, unlike a static RAM which can retain its information as long as power is applied.
Traditionally, semiconductor RAMs have used transistors including bipolar transistors and metal-oxide-semiconductor (MOS) devices. Bipolar RAMs incorporate bipolar junction transistors and are manufactured using TTL, SCL or IL technology. Each memory cell utilizes a flip-flop, and the access time is usually in the 20-100 nsec range. Bipolar transistor RAMs have been used in applications where high operating speeds are required at the expense of the relatively large power dissipation. In order to achieve high density packaging, low power dissipation and low manufacturing cost while maintaining reasonable operating speed, MOS devices have been used in computer memories instead of bipolar transistors. Furthermore, transistor sizes have been decreased in order to achieve higher density integration. The present invention describes a memory cell which comprises a device exhibiting an exponential or linear current-voltage characteristic in series with a device exhib iting N-type negative differential resistance. Although nega tive differential resistance devices have been used in RAMs (FIGS. 5 and 6), the present invention departs significantly from the past implementation practices, as will be described in detail below. The present invention achieves high speed operations by incorporating (i) transistorless memory cells based on negative differential resistance devices and (ii) the current-mode nature of information storage which provides the additional advantage of higher tolerance to radiation induced charge fluctuations. In addition, in order to achieve high density packaging and a simpler and more tolerant manufacturing process, the present invention's memory cells are fabricated perpendicular to the lithography plane using a self-aligned fabrication process.
SUMMARY OF THE INVENTION
The present invention provides transistorless memory cells that store information as one of two possible bistable current states. A transistorless memory cell comprises (i) at least one first transistorless device exhibiting N-type nega tive differential resistance and including a high-impedance region, a low-impedance region and a negative-resistance region and (ii) at least one second transistorless device. The second transistorless device may exhibit an exponential or linear current-voltage characteristic and coupled to the first transistorless device. The read/write operation of the tran sistorless memory cells is performed in a current mode.
In addition, the present invention provides a method for fabricating a self-aligned three-dimensional structure of memory cells comprising the steps of (i) forming a first conducting layer, (ii) forming a first semiconductor layer over the first conducting layer, (iii) forming a second semi conductor layer over the first semiconductor layer, (iv) patterning the second semiconductor layer, (v) etching the second semiconductor layer, the first semiconductor layer and the first conducting layer. (vi) forming a second con ducting layer over the second semiconductor layer. (vii) patterning and etching the second conducting layer, and (viii) etching the second semiconductor layer using the second conducting layer as a mask to form a plurality of semiconducting devices of a second kind, and etching the first semiconductor layer using the second conducting layer as a mask to form a plurality of semiconducting devices of a first kind, wherein the semiconducting devices of the first kind exhibit N-type negative differential resistance, and the semiconducting devices of the second kind exhibit expo nential or linear current-voltage characteristics. The present invention provides a new type of computer memory which operates by storing information as one of at least two possible current states in a bistable load-line memory cell. The memory cell comprises a first transistor less device exhibiting negative differential resistance in series with a second transistorless device exhibiting an exponential or linear current-voltage characteristic. While the conventional static random access memories and dynamic random access memories incorporate transistors in memory cells and operate in a voltage-mode, the present invention implements transistorless devices in memory cells and operates in a current-mode to achieve ultra-high density, ultra-high speed and low manufacturing cost. In a write operation, the data to be stored and its comple ment are sent to bit line 22 and bit line 21, respectively. For instance, if a logic 0 is to be stored in the cell. bit line 22 is lowered to ground, and bit line 21 is raised to WCc. When word line 23 is selected, the gates of transistors B1 and B3 are coupled to the high voltage of bit line 21 through M2, and thus B1 turns on, and B3 turns off. The gates of transistors B2 and B4 are coupled to the low voltage of bit line 22 through M1, and thus B2 turns off while B4 turns on.
Since the voltage of bit line 22 is low, M1 is on B1 is on, and B3 is off, the voltage of the drain of B1 is lowered to ground. The voltage of the drain of B2, on the other hand, is raised toward Vcc because bit line 21 is high, M2 is on, B4 is on, and B2 is off. The logic state, once written, does not change until the next write operation.
Instead of incorporating conventional MOS or bipolar transistors, the present invention employs in its memory cell a switching device that exhibits negative differential resis tance (NDR). Switching devices that show negative differ ential resistance include but are not limited to resonant tunneling diodes, metal-insulator-semiconductor switch diodes, unijunction transistors, semiconductor-controlled rectifiers, three-terminal thyristors, diacs, triacs, trigger thy ristors and field-controlled thyristors. Negative differential resistance devices can be categorized into two types: an S-type NDR and an N-type NDR. 7A contains a logic 1, during the standby period, the operating point will be at the intersection point 83, and during the read mode, the operating point will be at inter section point 85. If the memory cell contains a logic 0, during the standby period, the operating point is at intersec tion point 84, and during the read mode, the operating point is at intersection point 86.
FIG. 8A shows another memory cell with an S-type NDR device. The memory cell includes an S-type NDR device 91. Continuing to refer to FIGS. 9A, 10 and 11, when the memory cell of FIG.9Astores a logic 0, the operating point is at 134 or 124 during the standby period, and during the read operation, the operating point will be moved to inter section point 135 or equivalently to intersection point 125. However, if the memory cell is storing a logic 1, the operating point will be at intersection 136 or 126 during the standby period, and during the read operation, intersection point 137 becomes the operating point.
Referring to FIGS. 9A, 10 and 11, it is noted that the current level of the memory cell of FIG. 9A during the read operation is greater than the current level of the memory cell during the standby period regardless of whether the memory cell is storing a logic 1 or a logic 0. In this instance, when the memory cell of FIG. 9A is storing a logic 1, the current at operating point 137 during the read operation is larger than the current produced at operating point 136 during the standby period. When the memory cell is storing a logic 0, the current at operating point 135 (or 125) during the read operation is larger than the current at operating point 134 (or 124) during the standby period.
Having FIGS. 12, 13A and 13B illustrate current-mode read/write operations in accordance with the present invention. The current-mode read/write operation of the present invention is superior to a voltage-mode read/write operation because the access time can be shortened by not requiring charging and discharging of a memory cell. In addition, although a current-mode read/write scheme has been discussed in other publications, the current-mode method disclosed is distin guishable over other publications because in the present invention, the voltages are applied to the word lines and to the bit lines not only to address a memory cell during a read/write operation, but also to preserve the logic state of the memory cell during standby. Continuing to refer to FIG. 13A , during a write operation, to write a logic 1 to a cell, one of the word lines is raised to V+A, and one of the bit lines is lowered to V-P. Here, word line 45a is raised to V+A, and bit line 48a is lowered to V-P. The changes in voltage cause the voltage across cell 41a to rise to V+A, the voltage across cell 42a to rise to V+A+P, the voltage across cell 44a to rise to VFP while the voltage across cell 43a remains at the standby voltage level of V. The amount of the voltage change. A or 'P', is selected so that while V+A or V-' is less than a peak voltage, V, V+A+ is greater than V. When the voltage across a cell is greater than V, a logic 1 is written to the cell. Thus, while the logic state of a cell having the voltage level of V, V+A or V+ remains at its previous logic state, the logic state of a cell having the voltage level of V+A+ becomes (or remains) logic 1. Accordingly, in this instance, a logic 1 is written to cell 42a, while cell 41a, cell 43a and cell 44a remain at their 10 previous states. The present invention uses a current-mode method instead of a voltage-mode method because the read/write operation can be accomplished at a much faster speed using a current-mode method than a voltage-mode method. A logic in a memory cell is read by reading the current level of the memory cell during a current-mode read operation, and a logic is written to a memory cell by writing a current level to the memory cell.
FIG . 13B illustrates a current-mode write operation in accordance with the present invention, wherein a logic 0 is written to a cell. For illustration, four cells (cell 41b, cell 42b, cell 43b, and cell 44b), two word lines (45b and 46b). and two bit lines (47b and 48b) are shown in FIG. 13 Continuing to refer to FIG. 14, by sensing the change in currents generated in each of the bit lines between the standby mode and the read mode, sense amplifiers 158 determine whether a memory cell is storing a logic state 1 or a logic state 0. While power supply 202 is on, each memory cell generates a current continuously. To discriminate noise, a sense amplifier requires an input voltage of at least 3 KT/q, which is about 0.08 V at room temperature. To satisfy this input voltage requirement, each bit line produces at least 10 electrons. The memory system can be designed to meet various system requirements including but not limited to (i) the access time to write a cell being less than ten times the access time to read the cell, (ii) the capacitance value of a cell being less than 25 fr, and (iii) the total current of the memory system not exceeding 1 Amp. It should be noted that these system requirements are mere examples of what a memory system of the present invention can accomplish, and are not limitations upon the present invention.
FIG . 15 illustrates the speed and density estimation of a transistorless memory system in accordance with the present invention. This chart shows the kind of high density and high speed the present invention can achieve when a memory system requires a total maximum current of 1 Amp/cm and a minimum of 10 electrons for each memory cell. For a given maximum transient current density of 10 Amp/cm.
an address current-to-static current ratio of 20,000 and an access time of 1 nsec, the memory system can achieve a memory density of 123 MB/cm at a current level of 200 (A for each cell. When the access time changes from 1 nsec to 10 nsec, the current level of each cell decreases from 200A to 20 A to keep the product of the current level of each memory cell and the access time constant (i.e., at 10 electrons), and the memory density increases from 123 MB/cm to 1 GB/cm to maintain the amount of total static current-the product of the current level of each cell and the memory density-constant. As the access time increases from 10 nsec to 100 nsec, the memory density increases from 1 GB/cm to 15 GB/cm. Thus, in this example, the larger the access time becomes, the higher the memory density one can achieve. In addition, if the access time is With reference to FIGS. 16A-16D, the figures illustrate a process technique for fabricating self-aligned memory cells. In FIG. 16A Switch diode layer 163 may be composed of, but is not limited to. (1) homojunction devices each including at least one P-type semiconducting region of one semiconductor and at least one N-type semiconducting region of the same semiconductor, (2) heterojunction devices each including at least one P-type semiconducting region of one semiconduc tor and at least one N-type semiconducting region of another semiconductor, or (3) Schottky diodes each including a semiconductor region and a metal region.
If load layer 164 is a diode, load layer 164 also may be composed of, but is not limited to, (1) homojunction devices each including at least one P-type semiconducting region of one semiconductor and at least one N-type semiconducting region of the same semiconductor, (2) heterojunction devices each including at least one P-type semiconducting region of one semiconductor and at least one N-type semi conducting region of another semiconductor, or (3) Schottky diodes each including a semiconductor region and a metal region. If, on the other hand, load layer 164 is a resistor, it may include, but is not limited to, a P-type semiconducting region, an N-type semiconducting region or any deposited material.
FIG. 16B illustrates patterning and etching of the various layers. Load layer 164 is patterned using a lithographic process. In a lithographic process, a layer of photoresist (not shown) is coated over load layer 164. To pattern the pho toresist layer, one may use optical, electron beam, ion beam, X-ray or other lithography. Once the photoresist layer is patterned, load layer 164 is etched using a wet etch or a dry etch. Dry etch techniques may include but are not limited to sputter etching, ion beam milling, plasma etching, reactive ion etching, or reactive ion beam etching. Next, the photo resist layer may be stripped, or it may be left on load layer 164 to be used as an additional mask layer to protect load layer 164 during the subsequent etching process. Switch diode layer 163 is etched using as a mask load layer 164 and the photoresist layer if it is not stripped. Either a wet etch or a dry etch may be used. Lower conducting layer 162 is also etched using as a mask load layer 164, switch diode layer 163 and the photoresist layer.
When the layers are etched sequentially as described above, etching methods need to be carefully selected so that an etching process for one layer is compatible with other layers. An optimum etchant is one that can selectively etch one layer and not the other layers. to minimize undercutting of the layers. On the other hand, one may be able to etch all three layers 164, 163 and 162 with one etch process. In that instance, all three layers will be etched simultaneously rather than sequentially.
Upon completion of the etch process, lower conducting layer 162 and switch diode layer 163 are self-aligned to load layer 164. The name self-aligned fabrication comes from this type of process where multi-layers can be etched using one lithography step. Here, only one lithography step is required prior to etching load layer 164. The three-dimensional, high density memory layers formed in FIGS. 16A-16D can be fabricated from many different types of processing methods including but not limited to molecular beam epitaxy and chemical vapor deposition processes. The devices shown in FIGS. 9A and 9B can be also manufactured by conventional diffusion and ion implantation processes, although in the conventional process technology, one may not be able to achieve the kind of high density packaging that is otherwise achievable in the present invention.
Switch diode layer 163 and load layer 164 in FIGS. 16A-16D may be formed using any one or any combination of the elements from the group consisting of aluminum, gallium, arsenic, boron, phosphorus, silicon, germanium, antimony, indium and beryllium.
While the present invention has been particularly described with reference to FIGS. 1 through 16D, it should be understood that the figures are for illustration only and should not be taken as limitations upon the invention. It is further contemplated that many changes and modifications may be made to the invention, by one of ordinary skill in the art, without departing from the spirit and scope of the invention as disclosed herein.
We claim:
1. A self-aligned, three-dimensional computer memory structure comprising: a plurality of first conducting regions arranged in C columns, each of the first conducting regions having a plurality of sides; a first array having a plurality of first semiconducting regions arranged in R rows and C columns, each of the 14 first semiconductor regions having a plurality of sides, a first side of each of the first semiconducting regions in a column coupled to a first side of the first conduct ing region in the corresponding column; a second array having a plurality of second semiconduct ing regions arranged in R rows and C columns, each of the second semiconducting regions having a plurality of sides, a first side of each of the second semicon ducting regions coupled to a second side of a corre sponding one of the first semiconducting regions; and a plurality of second conducting regions arranged in R rows, each of the second conducting regions having a plurality of sides, a second side of each of the second semiconducting regions in a row coupled to a first side of the second conducting region in the corresponding row;
wherein a second side and a third side of the first conducting region in each column are aligned to a third side and a fourth side of each of the first semiconduct ing regions in the corresponding column, respectively; the third side and the fourth side of each of the first semiconducting regions are aligned to a third side and a fourth side of a corresponding one of the second semiconducting regions, respectively; a fifth side and a sixth side of each of the first semiconducting regions are aligned to a fifth side and a sixth side of a corre sponding one of the second semiconducting region, respectively; and the fifth side and the sixth side of each of the second semiconducting regions in a row are aligned to a second side and a third side of the second conducting region in the corresponding row, respec tively; wherein the first semiconducting regions and the second semiconducting regions are transistorless devices and each of the first semiconducting regions comprises either of a switch diode or a load device.
2. The computer memory structure of claim 1 wherein isolation regions exist between the first conducting regions. isolation regions exist between the first semiconducting regions, isolation regions exist between the second semi conducting regions, and isolation regions exist between the second conducting regions.
3. The computer memory structure of claim 2 wherein the isolation regions between the first conducting regions, the isolation regions between the first semiconducting regions. the isolation regions between the second semiconducting regions and the isolation regions between the second con ducting regions are filled with air.
4. The computer memory structure of claim2 wherein the isolation regions between the first conducting regions, the isolation regions between the first semiconducting regions, the isolation regions between the second semiconducting regions and the isolation regions between the second con ducting regions are filled with solid insulating materials.
5. The computer memory structure of claim 4 wherein each of the second semiconducting regions comprises either of a load device or a switch diode wherein the first semiconducting regions and the second semiconducting regions are different so that when each of the first semiconducting regions is one of the switch diodes, each of the second semiconduct ing regions is one of the load devices, and when each of the first semiconducting regions is one of the load devices, each of the second semiconducting regions is one of the switch diodes.
6. The computer memory structure of claim 5 wherein each of the switch diodes exhibits negative differential resistance. 8. The computer memory structure of claim 7 wherein 5 each of the switch diodes exhibits negative differential resistance including a high-impedance region, a low impedance region and a negative-resistance region, the negative differential resistance being characterized by a voltage-current relationship having multiple values of cur rent for the same value of voltage.
9. The computer memory structure of claim 1 wherein each of the first conducting regions comprises either of a bit O 16 line and a word line, and each of the second conducting regions comprises either of a word line or a bit line wherein the first conducting regions and the second conducting regions are different so that when the first conducting regions include the word lines, the second conducting regions include the bit lines, and when the first conducting regions include the bit lines, the second conducting regions include the word lines.
